ICP Etching Process Improvement by in-situ metrology

Tom Thieme Director Marketing & Sales / LayTec

Dr. Andreas Thies

Manager BEOL Technologies / FBH Berlin





### Issue of cracking wafers (3" and 4"):



Non optimized ICP process results in SiC/GaN wafer cracking due to vertical strain in the carrier/bonding-layer/SiC/GaN structure

October 30th, 2014 | ICP Etching Process Improvement by in-situ metrology





### **Equipment configuration**

- Sentech ICP etching system
  - etch bias strongly depends on carrier
  - etch rate strongly depends on carrier
  - Platen temperature 100... 150 °C backside cooling, p = 1000 Pa



Sentech web side: ICP-RIE plasma etcher SI 500

October 30th, 2014 | ICP Etching Process Improvement by in-situ metrology

LayTec EpiCurve system attached to the view-port:







#### Stress evolution during constant etching conditions



# During constant etching conditions stress is incorporated due to temperature gradient of wafer





#### Stress evolution during various etching conditions



# During constant temperature stress is incorporated due to varying etching conditions





#### **Optimized etching process using in-situ products**



#### Using curvature measurement, etching process could be optimized <u>No wafer damage anymore = safe time and cost!</u>





#### **Optimized etching process using in-situ products**

Backside

Frontside



#### (black marks are artefacts due to photography and depend on angle of the shot





7

## Knowledge is key





www.laytec.de